A High Level, Algorithmic Programming Language and Compiler for Reconfigurable Systems
نویسندگان
چکیده
This paper presents a high level, machine independent, algorithmic, singleassignment programming language SA-C and its optimizing compiler targeting recongurable systems, and intended for Image Processing applications. Language features are introduced and discussed. The intermediate forms DDCF and DFG, used in the optimization and code-generation phases are described. Conventional and recon gurable system speci c optimizations are brie y introduced. The code generation process, using an abstract target machine, is described. Finally the performance e ects of combinations of various optimizations are compared to hand coded C, using an edge detection algorithm followed by a threshold operator. Timing results are encouraging. Improvements of the compilation and code generation route are discussed.
منابع مشابه
High-level Language Abstraction for Reconfigurable Computing Fpga Advantages Programming Limitations Single-assignment C Is a C Language Variant Designed to Create an Automated Compilation Path from an Algorithmic Programming Language to an Fpga-based Reconfigurable Computing System
hardware architecture FPGA codes Cycle-accurate simulator SA-C compiler
متن کاملLanguage and Compiler for FPGA
This paper presents a high-level, algorithmic, single-assignment programming language and its optimizing compiler for reconfigurable systems. The compiler is capable of accepting our proposed instruction sets and generating a set of synthesizable VHDL codes. Simulated annealing algorithm at the heart of this compiler determines the design speed and resource needed on Field Programmable Gate Arr...
متن کاملAlgorithmic Skeletons for the Programming of Reconfigurable Systems
Reconfigurable hardware such as FPGAs combines performance and flexibility, two inherent requirements of many modern electronic devices. Moreover, using reconfigurable devices, time to market can be reduced while simultaneously cutting the costs. However, the design of systems that beneficially explore the reconfiguration capabilities of modern FPGAs is cumbersome and little automated. In this ...
متن کاملImplementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications which demand high-performance, low-power and high-level language programmability. Compared with typical VLIW-based DSP, ADRES can exploit higher parallelism by using more scalable hardware with support of novel compilatio...
متن کاملCompilation and Pipeline Synthesis for Reconfigurable Architectures
This paper gives a survey of a novel programming method for reconfigurable architectures. It combines techniques from vectorizing compilers, high-level synthesis, and hardware/software codesign: An imperative high-level language program specifies both the host program (software) and the coprocessor configuration (hardware) of the application. This renders reconfigurable architectures useful for...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000